Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs
نویسنده
چکیده
Asynchronous circuits can provide an elegant and high performance interconnect solution for synchronous systemon-chip (SoC) designs with multiple clock domains. This “globally asynchronous, locally synchronous” (GALS) approach simplifies global timing and synchronization problems, improving performance, reliability, and development time. Fulcrum Microsystems’ SoC interconnect, “Nexus”, includes a 16 port, 36 bit asynchronous crossbar which connects via asynchronous channels to clock domain converters for each synchronous module. Each synchronous module has its own local clock domain, and can send a variable length burst of data to any other module. In TSMC’s LV, Low-K process, the system achieves at with less than area. Power scales linearly with bandwidth, from a few of leakage to at the peak cross-section bandwidth. Latency through the interconnect is plus to clock cycles of the receiving module. This compares favorably with other SoC interconnect solutions that have less bandwidth, higher energy per transfer, and longer latencies. Nexus is an innovative and comprehensive solution to the challenge of SoC interconnect.
منابع مشابه
Asynchronous on-chip networks
Various kinds of asynchronous interconnect and synchronisation mechanisms are being proposed for designing low power, low emission and high-speed SOCs. They facilitate modular design and possess greater resilience to fabrication time inter-chip and run-time intra-chip process variability. They can provide a solution for low power consumption in chips and simplify global timing assumptions, e.g....
متن کاملModular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping
This paper presents an innovating methodology for fast and easy design of Asynchronous Network-on-Chips (ANoCs) dedicated to GALS systems. A topologyindependent building-block approach permits to design modular, scalable and reliable ANoCs with low-power and low-complexity requirements. A crossbar generator is added to the existing design flow for fast system architecture exploration. A multi-c...
متن کاملDesigning a WISHBONE Protocol Network Adapter for an Asynchronous Network-on-Chip
The Scaling of microchip technologies, from micron to submicron and now to deep sub-micron (DSM) range, has enabled large scale systems-on-chip (SoC). In future deep submicron (DSM) designs, the interconnect effect will definitely dominate performance. Network-on-Chip (NoC) has become a promising solution to bus-based communication infrastructure limitations. NoC designs usually targets Applica...
متن کاملTernary Tree Asynchronous Interconnect Network for Gals’ Soc
Interconnect fabric requires easy integration of computational block operating with unrelated clocks. This paper presents asynchronous interconnect with ternary tree asynchronous network for Globally Asynchronous Locally Synchronous (GALS) system-on-chip (SOC). Here architecture is proposed for interconnection with ternary tree asynchronous network where ratio of number NOC design unit and numb...
متن کاملComparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network
Two network-on-chip (NoC) designs are examined and compared in this paper. One design applies a bidirectional ring connection scheme, while the other design applies a code-division multiple-access (CDMA) connection scheme. Both of the designs apply globally asynchronous locally synchronous (GALS) scheme in order to deal with the issue of transferring data in a multiple-clockdomain environment o...
متن کامل